ABSTRACT: Embedded memories in FPGAs have evolved over each new generation. Several FGPA vendors have sophisticated memories within their devices. Such devices are the Virtex series from Xilinx, the Stratix series from Altera, and the AT40k family of FPGAs from Atmel. These embedded memories are highly programmable and offer the user many options such as selectable word depth and data width. Other modes of operations include built in FIFO support and cascadability with adjacent rams along with several more features.
INTRODUCTION AND BACKGROUND
Memory resources in FPGAs have become a major component in FPGAs over each new generation. The Virtex 1 FPGA from Xilinx was released in 1998 and the largest version, the XCV1000, contained 131,072 bits of dedicated memory resources or as Xilinx calls them, block RAMs [7] . The newest FPGA from Xilinx, the Virtex 4 (V4) contains almost 76 times that amount. At 9,936Kbits of block RAM (18K each), the Virtex 4 FX140 is quite possible the largest FPGA currently manufactured [5] .
The Virtex 4 Block RAM is a true dual-port memory core that can be configured to operate in several modes from 16K x 1 at the deepest memory depth all the way down to 512 x 36 at the shallowest configuration [5] . Also, each port can be configured independently of the other port. The wider memory configurations (512 x 36, 1K x 18, and 2K x 9) also contain parity bits to implement any user defined parity checking. The remaining features such as built-in FIFO support and available ECC support when cascading two adjacent block RAMs together will not be covered in this paper. This paper will solely focus on testing the block RAMs when configured as a single or dual port RAM in various memory sizes. Using this model allows a test methodology able to be applied to both the Stratix II and AT40k FPGAs as well.
The remainder of this paper will discuss RAM testing algorithms available in current literature and discuss uses of industry standard testing algorithms for testing configurable memory resources (Section 2). Section 3 will discuss the application to Virtex 4 block RAMs. A discussion on implementing a BIST methodology will be given. Section 4 will compare the efficient of this methodology with those from previous works. And finally, Section 5 will offer a summary and conclusion.
OVERVIEW OF MARCH ALGORITHMS
As in all testing algorithms, the goal is to maximize fault coverage while minimizing the test time. In order to test the V4 block RAMs efficiently, it is proposed that the testing should take place in three distinct phases. The first phase will detect faults in the 18K memory cells. The following phase will target faults in the programmable address decoder in each of the remaining memory modes. The last phase will target faults in the dual-port functionality.
remaining memory modes. The last phase will target faults in the dual-port functionality.
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In [2] , van de Goor describes a march algorithm named March LR. It is described as a complete test for simple faults and realistic linked faults. Van The March LR test is given in the above figure. Van de Goor also shows that this test sequence is superior to March C-, which is a popular testing algorithm in industry [4] . March LR can detect certain static NPSFs that March Cis unable to detect [2] .
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In [3] , Van de Goor describes a method for efficiently converting a bit-oriented memory march test such as March LR and March C-to word-oriented memory (WOM) tests. WOM march tests can detect inter-word faults (faults among words) and intra-word faults (faults within words). V4 block RAMs have the ability to address words within a line of memory. In a 512 x 36 configuration, there are four words and a parity bit for each word [5] .
In order to sensitize intra-word CFs, a variation of the usual all zero or one test pattern is needed. Instead of zeros and ones, Goor describes a sequence of bits that is called a background data sequence (BDS). Table 1 shows a BDS for an 8-bit word. These sequences are similar to a walking 1s /0s approach, but the BDS Goor gives is a more optimal sequence. This sequence can be applied to all words in an address location. Since all words should have the same BDS, a march test designed to detect single bit SAFs will detect any mismatch between words as well [5] .
In order to sensitize intra-word CFs, a variation of the usual all zero or one test pattern is needed. Instead of zeros and ones, Goor describes a sequence of bits that is called a background data sequence (BDS). Table 1 shows a BDS for an 8-bit word. These sequences are similar to a walking 1s /0s approach, but the BDS Goor gives is a more optimal sequence. This sequence can be applied to all words in an address location. Since all words should have the same BDS, a march test designed to detect single bit SAFs will detect any mismatch between words as well [5] . 0  00000000  1  11111111  2  01010101  3  10101010  4  00110011  5  11001100  6  00001111  7  1111000  Table 1 -BDS for 8-bit word {↕(w0); ↓(r0,w1); ↑(r1,w0,r0,w1); ↑(r1,w0); ↑(r0,w1,r1,w0); ↑(r0)} MARCH LR [2] {↕(w0), ↑(r0,w1); ↑(r1,w0); ↓(r0,w1); ↓(r1,wo); ↕(r0)} MARCH C- [4] March LR's complexity is on the order of 14*N, where N is the number of address locations. Converting March LR to a WOM is (51* N / 8) which is given by the formula {(16 + 7 * log2(B)) * n / B}, where B is the bit length of the word and N is the number of address locations [5] .
# # Sequence Sequence

MATS+
The MATS+ memory test algorithm is the simplest march test to detect all AFs for memory resource. This march test will be performed directly following the March LR with BDS. All faults within the memory array should be detected after March LR with BDS. MATS+ is needed to exercise the programmable address decoder in each of the remaining configurations (1k x 18 -16k x 1). Figure 2 depicts the MATS+ algorithm and its runtime complexity is on the order of 5*N.
Figure 2: MATS+ Algorithm
S2PF AND D2PF
In addition to being programmable in memory word and depth ranges, many dedicated memory resources like those in the V4 can behave as a true dual-port memory. A dual-port memory device can be described as a single memory array with exactly two copies of each single input and output ports. For example, V4 block rams have dual address lines, data lines, write enables, clock inputs, etc [5] . Naturally there should exist tests that exerices the dual-port nature of the memory resource.
In [1] , Hamdioui and Van de Goor describe a fault model for two-port memories. In this model they define two types of faults likely to occur in dual-port memories: Strong faults and weak faults. Strong faults are those faults which can be sensitized by using a single-port (SP) test such as those described previously. Weak faults are defined as a fault partially sensitized during an operation. Only when multiple weak faults are sensitized does a fault become visible. Such multiple weak fault sensitization can occur in dual-port operations. Hamdioui and Goor show that two types of march tests are needed to provide fault coverage in two port memories. March s2PF-, Figure 3 , is a march test that addresses both ports at the same time with the same march patterns. March d2PF-, Figure 4 , uses a doubleaddressing scheme. Note that C and R in Figure 4 are the number of address location on each port of the block RAM.
APPLICATION TO VIRTEX 4 BLOCK RAMS
The previous section has detailed tests for testing memory resources in a manner that breaks the task of testing the entire device into a sequence simpler tests. March LR is used to ensure maximum fault coverage for the 18k memory cell locations while MATS+ is used to test for address decoding faults. The dual-port test algorithms s2pf and d2pf finish the testing sequence. This sequence assures that most faults will be detected as early as possible as seen in the usage of March LR with BDS first. There would be no reason to test dual-port functionality first without ensuring that all memory locations were fault free.
The application of these march tests should be clearly evident. The subset of V4 block RAM functionality previously defined contains the functionally for which the march tests have been described. What is needed though is a mechanism by which to apply the discussed march tests. In [8] , a circular BIST approach is used for testing embedded cores in SoCs. A similar architecture would be quite sufficient in implementing BIST for V4 block RAMs. In Figure 5 , a BIST architecture is given. Each half of the V4 has its own Test Pattern Generator (TPG) that drives the The TPG for this BIST architecture must be able to generate a sequence of different march tests. Figure 6 illustrates the input and output ports of such a TPG. The mode bit vector allows the user to set the march test to be performed. The addition of dual address and data lines provides support for the needed dual port testing. Also, the TPG must be able to provide control lines on all active levels (active high / low and rising/falling clocks) since V4 block RAMs provide this programmability. Varying active levels should be tested during the many BIST cycles the TPG will generate. From Tables 2 and 3 , it is clear that the selection of MATS+ improves the performance by over 100%. Successive March LR tests do not improve fault coverage as the first March LR with BDS detects all the faults a regular March LR would except for test for AFs in additional configurations. The real performance advantage of the V4 RAM BIST is that the TGP does not have to be changed during the BIST. In [8] , each TPG was configured along with the block RAMs for each march test and memory size configuration.
Figure 6 -TPG Port Model
PERFORMANCE ANALYSIS
The V4 block RAM BIST methodology employs the use of partial reconfiguration as discussed in [9] . Partial reconfiguration allow the BIST to only reconfigure the block RAMs to a different configuration and notify the TPG which march test to apply. 4. CONCLUSION Several march algorithms in testing literature have been examined and an efficient methodology for testing V4 block rams has been discussed. It should be noted that since the TPG for the BIST is written in VHDL, it is highly portable between FPGA architectures such as those in the Stratix II and AT40K FPGAs. Increasing the efficiency of testing memory resources beyond what is presented and what is has been done previously will be a more difficult process as new FPGA architecture emerge and subsequently become more complicated. One way of simplifying the complexity of memory test is to design test for a reduced fault model as done in [2] . However, the most appreciable simplification would be to have empirical data for a certain device that shows the type of faults likely to occur and model march tests at that level. At the academic level, such data may be hard or most likely impossible to obtain for FPGAs such as the V4, which imposes a methodology of caution over haste when it comes to selecting a suitable march test.
